

Modular Model Predictive Control of a 15kW, Kilo-to-Mega-Hertz Variable-Frequency Critical-Soft-Switching Non-Isolated Grid-Tied Inverter with High Efficiency

Liwei Zhou, *Student Member, IEEE*, Matthew Jahnes, *Student Member, IEEE*, Matthias Preindl, *Senior Member, IEEE*

Abstract—A variable-frequency critical-soft-switching model predictive control method is developed combining with a modified non-isolated inverter to improve the efficiency. A two-level control structure is developed including: (1) the central-level grid side inductor current control and zero-sequence voltage control; (2) the local-level per phase power module control of variable-frequency critical-soft-switching (VF-CSS) model predictive controller (MPC) with state estimator. Two VF-CSS controllers are proposed including variable-continuous-frequency critical-soft-switching (VCF-CSS) controller and variable-discrete-frequency critical-soft-switching (VDF-CSS) to achieve critical soft switching operation for high efficiency. The combination of MPC and VF-CSS guarantees a complete critical soft switching operation at full period range of varying frequency and especially during transient. The state estimator provides sampling noise rejection and accurate switch side inductor current estimations for MPC and VF-CSS. Also, with the help of state estimator, the current sensor cost is reduced by 50%. Meanwhile, the estimator contributes to a more accurate switch side inductor current reading for MPC implementation with variable continuous frequency controller especially when the critical soft switching requires huge inductor current ripple. With the proposed control strategies and topology, medium frequency ($>200\text{kHz}$, $45\mu\text{H}$) and high frequency ($>1\text{MHz}$, $4.5\mu\text{H}$) test benches are validated experimentally. The efficiency is above 99% at a rated power of 15kW. A power density of more than 10.4kW/L is achieved.

Index Terms—Model predictive control, critical soft switching, variable switching frequency control, state estimator.

I. INTRODUCTION

WITH the increasing demands of high efficiency, high power density and better dynamic/steady state performance in the application of power electronics, more advanced control techniques and circuitry topologies have been studied to improve the performance of power converters. To achieve high power density with low volume, the size of passive magnetic components needs to be reduced. Thus, it is necessary to increase the switching frequency for maintaining reasonable current/voltage ripples on the inductor/capacitor [1], [2]. However, higher switching frequency brings more switching losses and inductor losses which could influence the efficiency of the power conversion system. Thus, there exists a typical trade-off between efficiency and power density for balancing [3]. For the dynamic performance of power converters, besides a careful hardware design, more advanced control techniques can contribute to the transient behavior.

Model predictive control (MPC) has been studied to have better dynamic performance than the traditional method of PI control [4].

Firstly, for the trade-off between high efficiency and high power density, soft switching techniques can be applied to achieve both targets with less compromise [5]. The switching losses are mainly caused by the overlapping of voltage and current across the switch during turn-on and turn-off transients. Soft switching techniques are generally aimed at minimizing the overlapping area of switch voltage and current in transients. Zero-voltage switching (ZVS) and zero-current switching (ZCS) are the two main soft switching methods [6], [7]. ZVS focuses on reducing the voltage across the switch and ZCS can minimize the current flowing through the switch during the turn-on or turn-off transients [8], [9]. The soft switching can be achieved by adding auxiliary circuit. Typically, extra inductor, capacitor and switch are needed to form the buffer circuit for the implementation of soft switching [10], [11]. This will bring extra cost and control complexity. Another method to achieve ZVS is by replacing the higher turn-on loss with lower turn-off loss. This strategy can be realized by controlling the switch side inductor current ripple to be bidirectional during switching transients [12]. To control the peak/valley inductor current for ZVS, the simplest way is varying the switching frequency for the adjustment of inductor current ripple [13]. A variable frequency soft switching method is proposed in this paper in combination with MPC and state estimator to reduce the switching losses without introducing auxiliary circuit.

Secondly, for the improvement of dynamic performance, advanced control techniques can be applied. Different from the conventional proportional and integral (PI) control method, model predictive control (MPC) has the advantages in the aspects of rising time, overshoot and disturbance rejection [14]. The MPC is typically implemented by optimizing the tracking error between the measurement and reference in the desired future steps to predict the duty cycle for the modulation [15]. Some recent MPC techniques has been published to improve the performance of inverter control [16]–[19]. Specifically, [16] leveraged joint voltage vector for the Quazi-Z-Source inverter MPC control to suppress the current ripple. [17] developed the constrained MPC algorithm based on large-signal model for microgrid inverter. [18] proposed a voltage-

sensorless MPC for grid-connected inverter. And [19] enabled the MPC control with inductance online identification capability and improved phase-locked loop. The MPC can perform a high tracking speed with less transient oscillation especially during load or reference variations [20]. This characteristic can be combined with the variable frequency soft switching technique to reduce the oscillation caused by the switching frequency variation. This paper leverages the advantages of MPC in dynamic performance to mitigate the oscillation and stability issue caused by the variable frequency soft switching operation.

Thirdly, for the accuracy of state parameter acquisition, the state estimation techniques have been developed to improve the quality of sampling information and reduce the sensor cost. The recent publications are introduced as follows. Specifically, in the power electronics field, [21] developed a state and disturbance observer for grid-connected inverter under non-ideal conditions. [22] proposed a robust observer algorithm for Voltage and frequency control of a doubly fed induction generator. [23] applied an extended-state observer estimation method for *LCL* inverter to improve the observation dynamics. [24] studied the resonant extended state observer for grid voltage estimation of *LCL* inverter.

The contributions of this paper can be concluded in four main aspects. Firstly, the combination of MPC with variable-frequency critical-soft-switching control improves the efficiency of grid-connected inverter without. The unexpected hard switching power loss from the oscillation caused by the time-varying switching frequency is attenuated by the MPC due to the robust transient performance. Secondly, two variable-frequency techniques, VCF-CSS and VDF-CSS, are proposed to achieve the full grid period soft switching. A Luenberger Observer is designed to be integrated with VCF-CSS for a more accurate inductor current estimation and soft switching boundary calculation. Both VCF-CSS and VDF-CSS do not need extra sensor circuits, e.g., [25], to sample the averaged inductor current for soft switching. Thirdly, the zero-sequence voltage control method combined with the modified inverter topology enables the non-isolated circuitry application with low leakage current. Fourthly, compared with the typical prototypes, the designed inverter achieves the Pareto Optimal Points in the parameters of Frequency-Power and Efficiency-Power density.

The paper is organized as follows. Firstly, a modified non-isolated grid connected inverter topology is introduced. The modified topology is composed based on a fundamental power module for each phase. The power module includes upper/lower switches, switch side inductor and two output capacitors to be connected to the upper/lower DC bus terminals. Three power modules can be connected to form a modified three phase non-isolated inverter with the capability to stabilize the zero-sequence voltage and attenuate the leakage current. Then, based on the power module, a critical soft switching technique is introduced to reduce the large turn-on loss with small turn-off loss for the improvement of efficiency. Thirdly, the control strategies are proposed including three parts: (1) central level of grid current control/zero-sequence voltage control cascaded with local level of per




Fig. 1. Conventional (a) *L* and (b) *LCL* types of non-isolated inverters.




Fig. 2. Proposed modified non-isolated inverter composed of per phase power modules.

phase power module modular model predictive control; (2) two types of variable-frequency critical-soft-switching controllers including variable-continuous-frequency critical-soft-switching (VCF-CSS) and variable-discrete-frequency critical-soft-switching controllers (VDF-CSS) to achieve highly efficient critical soft switching operation by adjusting switching frequency and inductor current ripple; (3) state estimator for per power module to estimate the switch side inductor current, output capacitor voltage and grid side inductor current with the sampling values of output capacitor voltage and grid side inductor current. The combination of MPC and VF-CSS guarantees a complete critical soft switching operation at full period range of varying frequency and especially during transient. The estimator provides noise rejection and accurate switch side inductor current estimations for MPC and VF-CSS. Three controllers can be combined to achieve a high efficiency, good dynamic/steady state performance non-isolated grid-tied inverter with low leakage current. Finally, two cases of prototype are built with medium frequency/medium inductance ($>200\text{kHz}$, $45\mu\text{H}$) and high frequency/small inductance ($>1\text{MHz}$, $4.5\mu\text{H}$) to validate the effectiveness of the proposed methods. The efficiency is above 99% at a rated power of 15kW. A power density of more than 10.4kW/L is achieved.

II. SYSTEM MODELING

The proposed control methods are based on a modified non-isolated grid-tied LCL inverter. Different from the conventional L and LCL types of non-isolated inverters in Fig. 1, the proposed topology is shown in Fig. 2 which consists of three power module units and three grid side inductors, L_{fg} . The per phase power module unit is composed of upper/lower switches, M_1 and M_2 , switch side inductor, L_{fs} , and two output capacitors connected to the upper/lower DC bus terminals, $C_{f,up}$ and $C_{f,lo}$. The modification of non-isolated topology contributes to the stabilization of common mode voltage leveraging the proposed control methods and the proposed variable-frequency critical-soft-switching methods, VCF-CSS and VDF-CSS, are based on the per phase power module unit. As is shown in Fig. 2, the local level control is implemented at each of the power module independently for MPC, estimator and VF-CSS to improve the efficiency and dynamic/steady state performance.

A. Non-isolated Topology Modeling

The modified non-isolated topology is composed of three power modules (upper/lower switches, switch side inductor, upper/lower capacitors), grid side inductors and DC bus capacitor as is shown in Fig. 2. With the help of the power module units labeled in colored blocks in Fig. 2, the upper/lower common points of three-phase output capacitors are connected to the positive/negative DC bus terminals, respectively. This topological modification allows the zero-sequence capacitor voltage to be stabilized as constant and the leakage current to be bypassed from flowing into the grid. To combine the proposed topology with control strategy and stabilize the zero-sequence voltage, the modeling of the proposed converter needs to be transformed from abc to $dq0$ reference frame.

1) *abc reference frame*: The state space equations in abc system can be expressed as:

$$\dot{i}_{L_{fs},abc} = \frac{1}{L_{fs}} \mathbf{I} v_{x,abc} - \frac{1}{L_{fs}} \mathbf{I} v_{C_f,abc} \quad (1a)$$

$$\dot{v}_{C_f,abc} = \frac{1}{C_f} \mathbf{I} i_{L_{fs},abc} - \frac{1}{C_f} \mathbf{I} i_{L_{fg},abc} \quad (1b)$$

$$\dot{i}_{L_{fg},abc} = \frac{1}{L_{fg}} \mathbf{I} v_{C_f,abc} - \frac{1}{L_{fg}} \mathbf{I} v_{g,abc}, \quad (1c)$$

where L_{fs} , C_f and L_{fg} are the switch side inductor, capacitor and grid side inductor, respectively, for the LCL filter. $v_{x,abc}$, $i_{L_{fs},abc}$, $v_{C_f,abc}$, $i_{L_{fg},abc}$ and $v_{g,abc}$ are the switch leg output voltage, switch side inductor current, lower output capacitor voltage, grid side current and grid voltage in abc reference frame, respectively. And the upper dot represents the differential calculation. Also it is worth noting that only one voltage sensor is required in each phase for the lower output capacitor voltage. Since the DC voltage source is constant, only the negative DC bus terminal is needed as the reference for the zero-sequence voltage stabilization. $\mathbf{I} \in \mathbb{R}^{3 \times 3}$ is the identity matrix.




Fig. 3. Three inductor size comparison for implementing low, medium and high frequency converters.

2) *dq0 reference frame*: For the zero-sequence voltage stabilization and leakage current attenuation, the circuit model needs to be transformed from abc to $dq0$ reference frame. Traditional three-phase grid-tied inverter control only considers dq components as is shown in Fig. 1. The proposed topology in Fig. 2 connects the common points of output capacitors to the positive/negative DC bus terminals which allows the zero-sequence voltage to be controlled constant as half of DC bus. Thus, the zero-sequence current to the grid can be mitigated accordingly. Leveraging the Clarke and Park transformations, the abc components can be converted to $\alpha\beta0$ and then to $dq0$ for the control purpose.

The state space equations in $dq0$ reference frame can be expressed as:

$$\dot{i}_{L_{fs},dq0} = \frac{1}{L_{fs}} \mathbf{I} v_{x,dq0} - \frac{1}{L_{fs}} \mathbf{I} v_{C_f,dq0} - \omega \mathbf{G} i_{L_{fs},dq0} \quad (2a)$$

$$\dot{v}_{C_f,dq0} = \frac{1}{C_f} \mathbf{I} i_{L_{fs},dq0} - \frac{1}{C_f} \mathbf{I} i_{L_{fg},dq0} - \omega \mathbf{G} v_{C_f,dq0} \quad (2b)$$

$$\dot{i}_{L_{fg},dq0} = \frac{1}{L_{fg}} \mathbf{I} v_{C_f,dq0} - \frac{1}{L_{fg}} \mathbf{I} v_{g,dq0} - \omega \mathbf{G} i_{L_{fg},dq0} \quad (2c)$$

where ω is the angular velocity of the grid in rad/s. \mathbf{G} is the matrix for the coupling terms resulted from the transformation:

$$\mathbf{G} = \begin{bmatrix} 0 & -1 & 0 \\ 1 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}. \quad (3)$$

$i_{L_{fs},dq0}$, $v_{C_f,dq0}$, $i_{L_{fg},dq0}$ and $v_{x,dq0}$ are the switch side inductor current, capacitor voltage, grid side current and grid voltage in $dq0$ reference frame, respectively.

With the Clarke and Park transformations, the three-phase abc components of switch side inductor current, capacitor voltage, grid side inductor current can be converted to $dq0$ reference frame for control. The zero-sequence voltage can be stabilized to be half of DC bus voltage with MPC controller and the leakage current will be bypassed within the power modules in Fig. 2.

B. Critical Soft Switching Analysis

To reduce the switching losses of the power module, a critical soft switching method is introduced in this section. The critical soft switching technique is aimed at improving the power density and efficiency at the same time. It permits to increase the switching frequency by a factor of 3-5 and




Fig. 4. Critical soft switching working principles for DC and AC current modes.




Fig. 5. Turn-on and turn-off loss comparison of typical SiC MOSFET C3M0021120K.

reduce the required inductance by a factor of 10-20. As is shown in Fig. 3, three sets of inductors are compared in size and volume with the inductance of $450\mu\text{H}$, $45\mu\text{H}$ and $4.5\mu\text{H}$, respectively. From left to right of the three inductors, the inductance are decreased by a factor of 10 in sequence, the volume is decreased by the factors of 5.5 and 4.1 in sequence, respectively. For the inductor design perspective considering the area product (AP), losses and current ripple saturation, the desired operating frequencies are increased by a factor of 3-5 from left to right in sequence. Thus, instead of using a bulky $450\mu\text{H}$ inductor on the left side of Fig. 3 for hard switching, the critical soft switching technique enables smaller inductors on the middle and right sides of Fig. 3 with lower inductance/switching losses and higher switching




Fig. 6. The critical soft switching operation regions for different devices.

frequency/power density.

The working principle diagram of critical soft switching is shown in Fig. 4 with DC and AC current modes for each of the proposed power module. The core idea of critical soft switching method is to replace the large turn-on loss of the upper switch with small turn-off loss of the lower switch in the power module. For a typical SiC MOSFET, C3M0021120K, at a certain DC voltage of 800V, the turn-on, turn-off and total switching losses of energy have been plotted in Fig. 5 with the drain-source current which shows that the turn-on loss is 4 times larger than the turn-off loss. The methodology of critical soft switching is to ensure that the peak point and valley point of the switch side inductor current should be positive and negative, respectively. And the absolute values of positive peak point and negative valley point should be above a threshold current level to ensure the complete soft switching. The threshold current and dead time define the boundary condition of critical soft switching. As is shown in Fig. 4, in the turn-on transient of upper switch, a negative inductor current can discharge the upper switch output capacitor, $C_{oss,M1}$. The zero-voltage turn-on of upper switch will be achieved if $C_{oss,M1}$ is fully discharged before it turns on. Similarly, a positive inductor current is needed to fully discharge the lower switch output capacitor, $C_{oss,M2}$, before it turns on. The critical soft switching deals with the boundary condition of zero-voltage soft turn-on for the required threshold current and dead time to fully discharge the output capacitors of upper and lower switches before they turn on. The DC and AC current modes of switch side inductor current waveforms have been shown at the bottom of Fig. 4 where the dashed lines of current ripple envelope demonstrate the required threshold current for critical soft switching operation at certain dead time.

The switch side inductor current peak/valley point values, $i_{Lfs,max/min}$, for critical soft switching operation can be expressed by the drain-source current through the upper and lower switches, $i_{DS,M1}$ and $i_{DS,M2}$, and the current through the upper and lower switch output capacitance, $i_{CDS,M1}$ and $i_{CDS,M2}$. And the $i_{CDS,M1}$ and $i_{CDS,M2}$ are the derivative functions of upper/lower switch output capacitors, $C_{DS,M1}$ and $C_{DS,M2}$, and drain-source voltages, $v_{DS,M1}$ and $v_{DS,M2}$. Then, with the integral calculation in each switching dead time period, t_d , the required $i_{Lfs,max/min}$ at specific dead time can be further expressed by the discharge, Q_{min} and Q_{max} , of upper/lower switch output capacitors which have been provided by the MOSFET manuals:

$$\frac{1}{2}i_{Lfs,min}t_d \leq Q_{min} \leq 0 \quad (4a)$$

$$\frac{1}{2}i_{Lfs,max}t_d \geq Q_{max} \geq 0. \quad (4b)$$

Then, the model of critical soft switching method can be expressed with the function image in Fig. 6 where the light green regions are the feasible soft switching range based on (4) and the peak/valley inductor current can be controlled with the developed methods in the following sections.




Fig. 7. Proposed control diagram.

III. CONTROL

The proposed control strategies of the modified non-isolated converter include two layers of control: (1) Central level grid side inductor current control and zero-sequence voltage MPC control to generate the references for the per phase power module local control; (2) Local level per power module model predictive control, state estimator and variable-frequency critical-soft-switching control. The combination of MPC and VF-CSS guarantees a complete critical soft switching operation at varying frequency and even transient. The state estimator provides noise rejection and more accurate switch side inductor current estimations for MPC and VF-CSS.

A. Central Level Grid Current/Zero-Sequence Voltage Control

As is shown in the left block of Fig. 7, the central level control layer is composed of phase-lock-loop (PLL), Park/Clarke transformations, grid current control and zero-sequence voltage control. Two main targets are achieved with central level grid current and zero-sequence voltage control: (1) provide the three-phase capacitor voltage references for local level power module MPC control; (2) stabilize the zero-sequence voltage and attenuate the leakage current for the modified non-isolated topology.

1) *Grid side inductor current control:* The three-phase grid side inductor currents are transformed from abc to $dq0$ reference frame with PLL and Clarke/Park transformations. Two PI controllers are designed to regulate the d and q components of grid current, $i_{Lfg,d}$ and $i_{Lfg,q}$, respectively. The outputs of dq grid current controllers are configured as the dq output capacitor voltage references, $V_{c,d}^*$ and $V_{c,q}^*$, respectively. Then $V_{c,d}^*$ and $V_{c,q}^*$ are transformed to abc reference frame as $V_{c,a}^*$,

$V_{c,b}^*$ and $V_{c,c}^*$ for the tracking purpose of per phase local power module MPC control.

2) *Zero-sequence voltage control:* Based on the proposed topological modification in Fig. 2 to connect three-phase output capacitors common points with positive/negative DC bus terminals, the zero-sequence capacitor voltage is controlled to be half of DC bus voltage as is shown in Fig. 7. In central level control layer, the zero-sequence output capacitor voltage reference is configured to be half of DC bus voltage and allocated to the local level per phase MPC controller. Thus, the local MPC can stabilize the zero-sequence capacitor voltage to attenuate the leakage current. Since the controlled three-phase output capacitor voltages, $v_{Cf,abc}$, are measured with respect to the DC bus negative terminal and the upper/lower capacitors are connected to the DC bus positive/negative terminals, the output capacitor voltage waveforms will be ranged within $0-V_{dc}$ and centered at $V_{dc}/2$. Thus, the reference of zero-sequence voltage controller is configured as $V_{dc}/2$ for the common mode voltage stabilization.

In the conventional topologies, the zero-sequence capacitor voltage is not controlled to be constant which causes the leakage current to be flowing into the grid. However, in the proposed modified circuit, the zero-sequence capacitor voltage is stabilized by MPC to be half of DC bus. Thus, the zero-sequence current will be bypassed to be only flowing through the switch side inductors. The leakage current will be prevented from injecting into the grid. The definition of leakage current to the grid can be expressed as:

$$i_{Lfg,0} = C_p \frac{dv_{c,0}}{dt}. \quad (5)$$

Thus, the zero-sequence capacitor voltage stabilization by MPC can attenuate the grid side leakage current.




Fig. 8. Equivalent circuit for state space equation.




Fig. 9. MPC optimization search tree implementing process.

B. Local Level Model Predictive Control

For the purpose of improving the dynamic performance especially when the controller is combined with variable-frequency operations, an explicit MPC method is designed for the per phase switch side capacitor voltage and inductor current control by solving the *Constrained Finite Time Optimal Control* (CFTOC) problem. As is shown in Fig. 7 of the control diagram, the three-phase capacitor voltages are controlled in abc frame to follow the references from the cascaded grid current controller's outputs. The switch side inductor currents are also regulated with the MPC by adjusting the weighing factor between $i_{Lfs,abc}$ and $v_{Cf,abc}$. The benefits to configure the MPC per phase in abc frame can be concluded as: (1) the state space matrix of LC per phase is simpler than dq system to implement the offline piecewise affine optimization code in a less costly DSP controller; (2) The time-varying angular speed term, ω , in equation (2) can be omitted in the explicit MPC state space matrix for the offline optimization calculation; (3) Per phase MPC for LC is more flexible for a modular design perspective to extend the paralleled phase number and other topologies, e.g., DC/DC, single-phase DC/AC converters.

For the MPC implementation, in every control period, the MPC controller receives the measured switch side inductor current, $i_{Lfs,abc}$, output lower capacitor voltage, $v_{Cf,abc}$, grid current, $i_{Lfg,abc}$, from ADC and capacitor voltage reference,

$v_{Cf,abc}^*$ from the grid current controller. An offline generated piecewise affine search tree is applied to derive the optimal duty cycle for the explicit MPC. The equivalent circuit for each power module is shown in Fig. 8 with the variables to derive the state space equation for MPC. The state equations of switch side LC filter can be expressed as

$$i_{Lfs}(k+1) = i_{Lfs}(k) - \frac{T_s}{L_{fs}} v_{Cf}(k) + \frac{v_{dc} T_s}{L_{fs}} d(k) \quad (6a)$$

$$v_{Cf}(k+1) = \frac{T_s}{C_f} i_{Lfs}(k) + v_{Cf}(k) - \frac{T_s}{C_f} i_{Lfg}(k). \quad (6b)$$

For the flexibility of implementing the explicit MPC and the convenience of experimentally adjusting the DC bus voltage during test, the last term of (6), $v_{dc}d(k)$, can be replaced by the switch leg output voltage, $v_x(k)$. The state-space model for MPC can be expressed in standard matrix format of

$$X_{k+1} = A_C X_k + B_C u_k + E_C e_k \quad (7)$$

where the variables and matrices for MPC control represent

$$A_C = \begin{bmatrix} 1 & -\frac{T_s}{L_{fs}} \\ \frac{T_s}{C_f} & 1 \end{bmatrix}, B_C = \begin{bmatrix} \frac{T_s}{L_{fs}} \\ 0 \end{bmatrix}, E_C = \begin{bmatrix} 0 \\ -\frac{T_s}{C_f} \end{bmatrix}, \quad (8a)$$

$$X_k = \begin{bmatrix} i_{Lfs}(k) \\ v_{Cf}(k) \end{bmatrix}, u_k = [v_{dc}d(k)], e_k = [i_{Lfg}(k)]. \quad (8b)$$

In the MPC formulation, the inductor current/capacitor voltage references can be defined as \tilde{X} and the tracking errors between the measurement and the references are expressed as \tilde{X} which are composed of

$$\tilde{X}_k = \begin{bmatrix} i_{Lfs,ref}(k) \\ v_{Cf,ref}(k) \end{bmatrix}, \tilde{X}_k = \begin{bmatrix} i_{Lfs,ref}(k) - i_{Lfs}(k) \\ v_{Cf,ref}(k) - v_{Cf}(k) \end{bmatrix}. \quad (9)$$

Thus, the cost function includes two terms

$$\min \sum_{k=0}^{N_c} \tilde{X}_k^T Q_C \tilde{X}_k + \sum_{k=0}^{N_p-1} \Delta u_k^T R_C \Delta u_k. \quad (10)$$

For the penalties of the MPC cost function, Q_C and R_C represent the weighing factor matrices that are implemented on the state values and input values, respectively.

The constraints of the MPC controller can be expressed as

$$\tilde{X}_{k+1} = A \tilde{X}_k + B u_k + E e_k \in \mathcal{X} \quad (11)$$

$$\Delta u_k = u_k - u_{k-1} \in \mathcal{U} \quad (12)$$

$$\begin{bmatrix} -I_{Lfs,max} \\ 0 \end{bmatrix} \leq X_k \leq \begin{bmatrix} I_{Lfs,max} \\ v_{dc} \end{bmatrix} \quad (13)$$

$$[0] \leq u_k \leq [v_{dc}] \quad (14)$$

$$[-I_{Lfg,max}] \leq e_k \leq [I_{Lfg,max}]. \quad (15)$$

Since the application of the MPC is kilo-to-mega-Hertz switching frequency, the execution efficiency of the algorithm should be high. Thus, an explicit method is developed to




Fig. 10. Diagram of the state estimator.


relieve the online MPC implementation burden. Specifically, based on the state space model, cost function and the corresponding constraints of the power module, a piecewise affine (PWA) function is derived with computer and the related C code is configured in the DSP controller memory for the online implementation. The internal operation principle of the MPC is shown in Fig. 9 where the flowchart of MPC implementing process is demonstrated. The PWA function is reflected on the C code as n sections of active regions, H_n and K_n , with the corresponding feedback law, F_n and G_n . And the colored areas in Fig. 9 represent different regions. A binary search tree is configured to quickly find the active region, r , and the related feedback law, F_r and G_r , for the derivation of the optimal duty cycle.

During the control interrupt period, the binary search tree finds the active region, r , based on the ADC samplings/estimations of inductor current, capacitor voltage, output current and the tracking references. Then, the corresponding feedback law, F_r and G_r , will calculate the optimal duty cycle for PWM modulation. This simplified explicit process avoids the online MPC optimization and is suitable for the developed high frequency inverter control design.


C. Local Level Luenberger Observer

A state estimator is designed for per phase power module to provide more accurate switch side inductor current estimation and noise rejection as is shown in Fig. 10. Since the VF-CSS controller needs an accurate inductor current sampling for peak/valley ripple current calculations especially when the current ripple is huge ($\geq 200\%$), a state estimator is desired to predict the inductor current with capacitor voltage and grid current samplings. The main purposes of the state estimator are (1) avoid inaccuracy of inductor current sampling with high current ripple for VF-CSS; (2) improve the anti-noise capability for better control performance; (3) reduce the sensor cost.

The Luenberger observer is designed to estimate the switch side inductor current, \hat{i}_{Lfs} , capacitor voltage, \hat{v}_{Cf} , and grid side inductor current, \hat{i}_{Lfg} , with the samplings of capacitor voltage, v_{Cf} , and grid side inductor current, i_{Lfg} . The state-space equations for the discrete-time state estimator can be expressed in standard matrix format of



(a) VDF-CSS AC current ripple.



(b) VCF-CSS AC current ripple.

Fig. 11. (a) VDF-CSS and (b) VCF-CSS AC current ripple .

$$\hat{X}_{k+1} = A_E \hat{X}_k + B_E u_k + L_E (Y_k - \hat{Y}_k) \quad (16a)$$

$$\hat{Y}_{k+1} = C_E \hat{X}_k + D_E u_k \quad (16b)$$

where the variables and matrices for Luenberger observer represent

$$A_E = \begin{bmatrix} 0 & -\frac{1}{L_{fs}} & 0 \\ \frac{1}{C_f} & 0 & -\frac{1}{C_f} \\ 0 & 0 & 0 \end{bmatrix}, B_E = \begin{bmatrix} \frac{1}{L_{fs}} \\ 0 \\ 0 \end{bmatrix}, \quad (17a)$$

$$C_E = \begin{bmatrix} 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix}, D_E = \begin{bmatrix} 0 \\ 0 \end{bmatrix}, \quad (17b)$$

$$\hat{X}_k = \begin{bmatrix} \hat{i}_{Lfs}(k) \\ \hat{v}_{Cf}(k) \\ \hat{i}_{Lfg}(k) \end{bmatrix}, \hat{Y}_k = \begin{bmatrix} \hat{v}_{Cf}(k) \\ \hat{i}_{Lfg}(k) \end{bmatrix}. \quad (17c)$$

L_E is a 3×2 observer gain matrix that can be tuned to achieve minimal estimation errors. The diagram of the state estimator is shown in Fig. 10. The state observer minimizes the estimation error, $e(k)$, with a dynamic equation of

$$e_{k+1} = (A_E - L_E C_E) e_k. \quad (18)$$

The estimation gain can be derived by

$$L_E^T = R M^{-1} \quad (19)$$

where R is composed of tuning factors and M is determined by solving the Sylvester equation

$$A_E^T M - M \Lambda = C_E^T R \quad (20)$$

in which Λ is a matrix with the desired eigenvalues.




Fig. 12. Control diagram of power module with VCF-CSS, MPC and estimator.




Fig. 13. Control diagram of power module with VDF-CSS and MPC.




Fig. 14. The relationship of PWM carriers and fundamental sampling signals for VDF-CSS.

D. Local Level Variable Frequency Control

For the local level per phase variable-frequency critical-soft-switching control, two control strategies are proposed including variable-continuous-frequency critical-soft-switching (VCF-CSS) and variable-discrete-frequency critical-soft-switching (VDF-CSS). Two frequency controllers are implemented to achieve critical soft switching operation for high efficiency with different types of frequency. The VCF-CSS derives a continuous switching frequency based on the critical soft switching boundary conditions and then directly implements the frequency value to the PWM with the help of state estimator to collect the switch side inductor current value. On the other hand, VDF-CSS discretizes the calculated switching frequency with multiple times of the sampling frequency for PWM which does not need the state estimator to derive an accurate switch side inductor current value. Fig. 11(a) and 11(b) show the switch side inductor current waveforms for VCF-CSS and VDF-CSS, respectively. The envelopes of

VCF-CSS and VDF-CSS are smooth and discretized due to the varying types of switching frequency. Both methods can achieve critical soft switching operation for the improvement of efficiency. Since both the VCF-CSS and VDF-CSS are combined with MPC to deal with the time-varying switching frequency, the transient performance is improved by MPC with less oscillation and spikes even for the discretized frequency. And the corresponding di/dt stress on the switches are low.

1) *VCF-CSS*: VCF-CSS is designed to calculate the desired continuous switching frequency based on the peak/valley switch side inductor current and the critical soft switching boundary conditions in equation (4). The control diagram of the per phase power module with VCF-CSS and MPC has been shown in Fig. 12 which includes MPC controller, state estimator and VCF-CSS controller. For the VCF-CSS controller, the continuously varying switching frequency, $f_{s,cal}$, is derived based on the threshold current, I_{th} , of critical soft switching boundary conditions in (4). Since the switch side inductor current ripple, Δi_{Lfs} , can be calculated as

$$\Delta i_{Lfs} = \frac{d(1-d)v_{dc}}{f_s L_{fs}}. \quad (21)$$

And the critical soft switching boundary conditions require the peak/valley inductor current values to be higher than I_{th} and lower than $-I_{th}$, respectively. Thus, the calculation of the continuously varying switching frequency, $f_{s,cal}$, can be expressed as

$$f_{s,cal} = \frac{(1-d)v_{dc}}{2(i_{Lfs,ave} + I_{th})L_{fs}}, \quad i_{Lfs,ave} \geq 0 \quad (22a)$$

$$f_{s,cal} = \frac{(1-d)v_{dc}}{2(I_{th} - i_{Lfs,ave})L_{fs}}, \quad i_{Lfs,ave} \leq 0 \quad (22b)$$

where $i_{Lfs,ave}$ is the average value of switch side inductor current without considering the high current ripple for critical soft switching calculation. The $i_{Lfs,ave}$ have also been plotted as the blue sine waveform lines in Fig. 11.

As is shown in Fig. 12, the VCF-CSS receives the estimated values of $i_{Lfs,est}$, $v_{Cf,est}$ and $i_{Lfg,est}$ from the state estimator and optimal duty cycle value from MPC controller to calculate the desired switching frequency, $f_{s,cal}$, and applies to the PWM. The state estimator contributes to providing a more accurate switch side inductor current value for frequency calculation compared with the direct sampling value since the sampling frequency and control frequency are both constant. The varying switching frequency could result in a deviation of sampling from the true averaged inductor current value especially when the current ripple is large for critical soft switching. This deviation error can be solved by the state estimator.

2) *VDF-CSS*: Another frequency controller is designed as VDF-CSS to further discretize the calculated switching frequency in equations (22). The local per phase power module control with VDF-CSS is shown in Fig. 13. The continuously varying switching frequency in equations (22) is further discretized into pre-defined frequency bandwidth sections which is designed as integral multiple of the fundamental sampling frequency, $f_{s,base}$. Thus, the discretized varying switching




Fig. 15. Hardware prototypes of (a) integrated prototype (b) power board (c) medium frequency inductor and (d) high frequency inductor.

frequency for PWM signals could be n times of $f_{s,base}$ ($n \in \mathbb{Z}$). To ensure the soft switching operation, the multiple value of n is rounded down during the discretization by choosing a relatively lower switching frequency section. The implementation of the frequency controller is shown in the left bottom block of Fig. 13. The relationship of PWM switching carrier signals and sampling signals are shown in Fig. 14 with a varying switching frequency from $4f_{s,base}$ to $2f_{s,base}$ then to $f_{s,base}$. The process of frequency discretization can be expressed as

$$f_{s,discrete} = n f_{s,base} = \text{floor}\left(\frac{f_{s,cal}}{f_{s,base}}\right) f_{s,base}. \quad (23)$$

The discretized frequency may be ringing back and forth by the oscillation of sampling noise during frequency changing transients. A hysteresis loop is configured after the frequency discretization process to eliminate the frequency oscillation. Then, the discretized frequency will be implemented to the PWM for soft switching operation.

Compared with the VCF-CSS, the VDF-CSS discretizes the switching frequency to be multiple times of the fundamental sampling frequency. Thus, the switch side inductor current will be sampled exactly at the average points of the current ripple without deviation from the accurate values as is shown in Fig. 14. Thus, even without the state estimator for the estimation of i_{Lfs} , the inductor current sampling can be accurate for the critical soft switching calculation at high current ripple.

IV. RESULTS

The proposed variable-frequency critical-soft-switching model predictive control methods with state estimator for zero-sequence stabilized non-isolated grid-connected inverter have been validated experimentally with carefully designed litz wire inductors and power converter board. The control strategies and modified topology are applied to both medium frequency of 40kHz-240kHz with $45\mu\text{H}$ switch side inductor and high frequency of 360kHz-1.08MHz with $4.5\mu\text{H}$ switch







Fig. 16. Switching frequency of VCF-CSS and VDF-CSS for (a) medium frequency and (b) high frequency applications.



(a) Switch side inductor current.




(b) Capacitor voltage.



(c) Grid side inductor current.

Fig. 17. Captured experimental readings of sampling measurement in blue lines and estimation in red lines of (a) switch side inductor current (b) capacitor voltage and (c) grid side inductor current.



(a) Medium frequency VCF-CSS.

(b) Medium frequency VDF-CSS.

Fig. 18. Captured experimental readings of switching frequency in blue lines and grid side inductor current in red lines of (a) VCF-CSS and (b) VDF-CSS at medium frequency of 40kHz-240kHz with $45\mu\text{H}$ switch side inductor.




Fig. 19. Captured experimental readings of switching frequency in blue lines and grid side inductor current in red lines of (a) VCF-CSS and (b) VDF-CSS at high frequency of 360kHz-1.08MHz with $4.5\mu\text{H}$ switch side inductor.




Fig. 20. (a) The inductor current, capacitor voltage, grid current and DC bus voltage with constant switching frequency and (b) zoomed waveforms.




Fig. 21. Medium frequency of 40kHz-240kHz with $45\mu\text{H}$ switch side inductor (a) VCF-CSS and (b) zoomed steady state waveforms of inductor current, capacitor voltage, grid current and DC bus voltage.

side inductor, respectively. The maximum efficiency at rated power of 15kW is reaching 99%. The power densities of 8.14kW/L and 10.4kW/L are achieved for medium and high frequencies, respectively. The detailed performances of the proposed control methods on the modified non-isolated inverter are shown as follows.

A. Hardware Setup

The testbench is shown in Fig. 15 including the power converter board in Fig. 15(b) and switch side medium inductor




Fig. 22. High frequency of 360kHz-1.08MHz with $4.5\mu\text{H}$ switch side inductor (a) VCF-CSS and (b) zoomed steady state waveforms of inductor current, capacitor voltage, grid current and DC bus voltage.




Fig. 23. Medium frequency of 40kHz-160kHz with $45\mu\text{H}$ switch side inductor (a) VDF-CSS and (b) zoomed steady state waveforms of inductor current, capacitor voltage, grid current and DC bus voltage.




Fig. 24. High frequency of 360kHz-1.08MHz with $4.5\mu\text{H}$ switch side inductor (a) VDF-CSS and (b) zoomed steady state waveforms of inductor current, capacitor voltage, grid current and DC bus voltage.




Fig. 25. The drain-source voltage and current across the upper switch for soft switching operation.

in Fig. 15(c) and small inductor in Fig. 15(d). The DSP control card, TMS320F28388D, is plugged on side of the power




Fig. 26. Comparison of transient performance for MPC control with high gain of 12 and conventional PI control with the gains ranged from 1.5 to 18 by capturing ADC readings with current steps (a) from 2A to 6A and (b) the corresponding zoomed waveforms.




Fig. 27. Comparison of transient performance for MPC control with high gain of 12 and conventional PI control with the gains ranged from 1.5 to 18 by capturing ADC readings with current steps (a) from 6A to 2A and (b) the corresponding zoomed waveforms

converter board. The Cree SiC MOSFET, C3M0032120K, is chosen for the power switch in the middle area of the power board covered by the heat sink and cooling fan. For the switch side *LCL* inductors, two types of inductors with $45\mu\text{H}$ and $4.5\mu\text{H}$ are designed at rated power for the medium frequency of 40kHz-240kHz and high frequency of 360kHz-1.08MHz operations, respectively. The switching frequency as functions of output power for high/medium frequencies VCF-CSS/VDF-CSS are also shown in Fig. 16. The dead time is configured as 80ns for the safety consideration. Thus, the maximal modulation indexes for the medium and high frequency inductor applications are calculated as 0.98 for 240kHz and 0.91 for 1.08MHz, respectively.

For the medium inductor in Fig. 15(c), air-gaped E-E core is designed with E42/21/20-3F3 from Ferroxcube to be combined with litz wire winding (equivalent gauge 10). For the small inductor in Fig. 15(d), air-gaped E-I core is designed with E42/21/20-3F3 from Ferroxcube to be combined with litz PCB winding for the purpose of saving window space to reduce the inductor volume as has been designed in [26].

For the output capacitors, each phase has three $2.5\mu\text{F}$ upper caps and three $2.5\mu\text{F}$ lower caps in parallel all from TDK FA10 to be integrated on the power board. The grid side inductor are composed of two $1\mu\text{H}$ in series for each each phase on the board.

For the parameters design of output capacitance and grid side inductance, the principles are based on the minimum output capacitor voltage ripple, $v_{Cf,ripple}$ and the resonant




Fig. 28. (a) VCF-CSS and (b) zoomed transient waveforms of inductor current, capacitor voltage and DC bus voltage with a current step of 4A.




Fig. 29. (a) VDF-CSS and (b) zoomed transient waveforms of inductor current, capacitor voltage and DC bus voltage with a current step of 4A.

frequency of the *LCL* filter, ω_{res} . Specifically, the minimum capacitance is determined by the output voltage ripple which is expressed as:




Fig. 30. The comparison of leakage current and common mode voltage (a) for the proposed VCF-CSS with zero-sequence voltage control (b) for the proposed VDF-CSS with zero-sequence voltage control (c) for the proposed VF-CSS without zero-sequence voltage control and (d) for the traditional topology without zero-sequence voltage control.




Fig. 31. The efficiency curves comparison of VCF-CSS, VDF-CSS and constant frequency.




Fig. 32. The loss comparison between the conventional LCL inverter and the developed inverter with VF-CSS.

$$C_{f,min} = \frac{1 - d_{min}}{8L_{fs}v_{Cf,ripple}[\%]f_{sw}^2}. \quad (24)$$

Then, from the minimum available $C_{f,min}$, the value of grid inductance can be adjusted to determine the resonant frequency of LCL filter system as is shown in

$$\omega_{res} = \sqrt{\frac{L_{fs} + L_{fg}}{L_{fs}L_{fg}C_f}}. \quad (25)$$





Fig. 33. The (a) power-frequency and (b) efficiency-power density diagrams of SiC and GaN based applications.

B. State Estimation Results

The state estimation method is validated in the modified non-isolated LCL grid-connected inverter to be combined with the VCF-CSS and MPC. One purpose of the estimator is to provide accurate switch side inductor current readings, i_{Lfs} , for both the calculation of optimal soft switching frequency and MPC implementation with fixed control frequency at high current ripple. Another purpose is to reduce the sampling noise from the sensors for a better steady state performance.

The observer estimates the switch side inductor current, \hat{i}_{Lfs} , capacitor voltage, \hat{v}_{Cf} , and grid side inductor current, \hat{i}_{Lfg} , with the ADC measurements of capacitor voltage, v_{Cf} , and grid side inductor current, i_{Lfg} . Fig. 17 shows the experimental readings from DSP of the estimated \hat{i}_{Lfs} , \hat{v}_{Cf} ,

\hat{i}_{Lfg} in blue lines and the measured i_{Lfs} , v_{Cf} , i_{Lfg} in red lines. The observer accurately estimates the measurements of *LCL* system. And the sampling noises from the measurements are reduced with observer to provide cleaner and smoother current/voltage information for VCF-CSS and MPC.

C. Steady State Results

The steady state experimental results of VCF-CSS and VDF-CSS with MPC and estimator are shown in this section to demonstrate the critical soft switching performance for both medium frequency (40kHz-240kHz, 45 μ H) and high frequency (360kHz-1.08MHz, 4.5 μ H) testing setups.

Fig. 18 shows the captured data of switching frequency and the corresponding AC current with medium frequency ranged at 40kHz-240kHz on the 45 μ H inductor test bench. Specifically, Fig. 18(a) captures the VCF-CSS data of switching frequency and AC current based on the control method in Fig. 12 and equation (22). Fig. 18(b) captures the VDF-CSS data of switching frequency and AC current based on the control method in Fig. 13. The variable discrete frequency is separated into three discretized levels including 40kHz, 80kHz and 160kHz which are all multiple times of the fixed sampling frequency of 40kHz. Thus, the switch side inductor current can be sampled more accurately at high current ripple even without estimation.

Fig. 19 shows the captured data of switching frequency and the corresponding AC current with high frequency ranged at 360kHz-1.08MHz on the 4.5 μ H inductor test bench. Specifically, Fig. 19(a) captures the VCF-CSS data of switching frequency and AC current based on the control method in Fig. 12 and equation (22). Fig. 19(b) captures the VDF-CSS data of switching frequency and AC current based on the control method in Fig. 13. The variable discrete frequency is separated into four discretized levels including 360kHz, 600kHz, 840kHz and 1.08MHz which are all multiple times of the fixed sampling frequency of 120kHz. Thus, the switch side inductor current can be sampled more accurately at high current ripple even without estimation.

The experimental waveforms of switch side inductor current, capacitor voltage, grid current and DC voltage are compared between the hard switching and the proposed VCF-CSS and VDF-CSS in Fig. 20 to Fig. 24. Specifically, in Fig. 20, a fixed switching frequency of 80kHz is implemented which results in hard switching at the peak and valley points of the sinusoidal AC current waveforms. Fig. 21 and Fig. 22 show the VCF-CSS and zoomed waveforms at medium and high frequency, respectively. The critical soft switching operations are maintained at the full AC current period. Fig. 23 and Fig. 24 show the VDF-CSS and zoomed waveforms at medium and high frequency, respectively. The critical soft switching operations can also be maintained by the discretized frequency at the full AC current period. Since the main target of VF-CSS is to achieve soft-switching turn-on of the upper switch, the detailed drain-source voltage and current waveforms across the upper switch for soft switching are shown in Fig. 25 to illustrate the ZVS operation.

D. Model Predictive Control Transient Results

The transient experimental results for the proposed MPC controller with state estimator are shown in this section to demonstrate the improved dynamic performance of the proposed MPC for the variable frequency operation and during current reference steps.

For the demonstration of the dynamic performance improvements, a conventional PI control method is taken as comparison with the proposed MPC method. Fig. 26 and Fig. 27 show the captured current ADC reading comparisons of VFCSS-MPC with a high K_p of 12 on the grid side inductor current control and the conventional PI control with the K_p gain swept from 1.5 to 18 by implementing a current step from 2A to 6A and 6A to 2A, respectively. The rising time is within 1ms for the proposed MPC at a high K_p gain of 12 and more than 20ms for the conventional PI control at low K_p gain of 1.5. The overshoot of MPC is within 2% which is negligible. Also, the results of conventional PI control at higher K_p gains of 3, 6, 12 and 18 have been shown in Fig. 26 and Fig. 27 where the overshoot and oscillation are larger than the MPC method. The local cascaded inner loop MPC controller plays an active damping role and enables a high control bandwidth for outer loop to operate at a high gain without oscillation. Thus, the proposed MPC has faster tracking speed than conventional PI without overshoot or oscillation.

The transient experimental results and the zoomed waveforms for VCF-CSS-MPC and VDF-CSS-MPC are shown in Fig. 28 and Fig. 29 with a current step of 4A, respectively. From the zoomed switch side inductor current waveforms, the critical soft switching operations are fully maintained during both the current step transients and switching frequency transition instants.

E. Zero-Sequence Stabilized Leakage Current Results

The zero-sequence voltage stabilization results for the leakage current attenuation of the modified non-isolated grid-tied inverter have been shown in Fig. 30. The proposed MPC-based zero-sequence voltage control method maintains the common mode voltage constant at half of DC bus. The leakage current is restricted within 20mA which is compliant with the standard requirements, e.g., VDE 0126-1-1 for PV and IEC for EV. Specifically, the waveforms of leakage current and common mode voltage for VCF-CSS-MPC and VDF-CSS-MPC are shown in Fig. 30(a) and Fig. 30(b), respectively. It is worth mentioning that the leakage current attenuation is resulted from the combination of MPC-based zero-sequence voltage control method and the modified topology in Fig. 2. For a more detailed comparison, the leakage current and common mode voltage of the modified topology without zero-sequence voltage control are shown in Fig. 30(c) which has 2-3 times higher leakage current due to the lack of zero-sequence voltage stabilized control. Finally, the conventional non-isolated topology leakage current is also shown in Fig. 30(d) which has 10-15 times higher leakage current than the proposed zero-sequence voltage stabilized modified non-isolated inverter.

F. Efficiency and Power Density Results

The efficiencies of the proposed VCF-CSS and VDF-CSS control strategies have been tested up to the rated power as is shown in Fig. 31. The efficiencies of above 99% are both achieved for the VCF-CSS and VDC-CSS which are 2% higher than the hard switching operation. Also the loss breakdown comparison between the developed inverter with VF-CSS and the conventional *LCL* inverter with hard switching is shown in Fig. 32. With the proposed method, the switching loss is reduced by more than times. And with the high frequency inductor and power board design in Fig. 15, a maximum power density of 10.4kW/L is achieved. Several typical SiC/GaN converter designs are compared in Fig. 33 with the power-frequency and efficiency-power density plots [27]–[36]. The proposed design is labeled in red star and achieves the Pareto Optimal Points.

V. CONCLUSION

This paper proposes variable-frequency critical-soft-switching model predictive control strategies to improve the efficiency and power density of a modified non-isolated grid-connected inverter. Also, a state estimator is developed to be combined with the variable frequency model predictive controller for the improvements of sampling accuracy and noise rejection. The leakage current is attenuated by the zero-sequence model predictive control and the modified non-isolated topology. Two types of variable frequency controllers are developed including VCF-CSS and VDF-CSS to achieve the critical soft switching operation. A Luenberger Observer is developed to be combined with the VCF-CSS for more accurate inductor current calculation of critical soft switching and noise rejection. The proposed control methods and modified non-isolated topology have been validated on medium frequency ($>200\text{kHz}$, $45\mu\text{H}$) and high frequency ($>1\text{MHz}$, $4.5\mu\text{H}$) test benches, respectively. With the proposed critical soft switching control strategies, the efficiency is above 99% at the rated power of 15kW and a power density of more than 10.4kW/L is achieved.

REFERENCES

- [1] B. Whitaker, A. Barkley, Z. Cole, B. Passmore, D. Martin, T. R. McNutt, A. B. Lostetter, J. S. Lee, and K. Shiozaki, "A high-density, high-efficiency, isolated on-board vehicle battery charger utilizing silicon carbide power devices," *IEEE Transactions on Power Electronics*, vol. 29, no. 5, pp. 2606–2617, 2014.
- [2] J. Biela, U. Badstuebner, and J. W. Kolar, "Impact of power density maximization on efficiency of dc–dc converter systems," *IEEE Transactions on Power Electronics*, vol. 24, no. 1, pp. 288–300, 2009.
- [3] D. Neumayr, D. Bortis, and J. W. Kolar, "The essence of the little box challenge-part a: Key design challenges amp; solutions," *CPSS Transactions on Power Electronics and Applications*, vol. 5, no. 2, pp. 158–179, 2020.
- [4] H. T. Nguyen and J. W. Jung, "Finite control set model predictive control to guarantee stability and robustness for surface-mounted PM synchronous motors," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 11, pp. 8510–8519, 2018.
- [5] Y.-T. Chen, S.-M. Shiu, and R.-H. Liang, "Analysis and design of a zero-voltage-switching and zero-current-switching interleaved boost converter," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 161–173, 2012.
- [6] T. Song and N. Huang, "A novel zero-voltage and zero-current-switching full-bridge pwm converter," *IEEE Transactions on Power Electronics*, vol. 20, no. 2, pp. 286–291, 2005.
- [7] J. A. Carr, B. Rowden, and J. Carlos Balda, "A three-level full-bridge zero-voltage zero-current switching converter with a simplified switching scheme," *IEEE Transactions on Power Electronics*, vol. 24, no. 2, pp. 329–338, 2009.
- [8] G. Ma, W. Qu, G. Yu, Y. Liu, N. Liang, and W. Li, "A zero-voltage-switching bidirectional dc–dc converter with state analysis and soft-switching-oriented design consideration," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 6, pp. 2174–2184, 2009.
- [9] C.-M. Wang, "A new family of zero-current-switching (zcs) pwm converters," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 4, pp. 1117–1125, 2005.
- [10] W. Yu, J.-S. Lai, and S.-Y. Park, "An improved zero-voltage switching inverter using two coupled magnetics in one resonant pole," *IEEE Transactions on Power Electronics*, vol. 25, no. 4, pp. 952–961, 2010.
- [11] T. Mishima, Y. Takeuchi, and M. Nakaoka, "Analysis, design, and performance evaluations of an edge-resonant switched capacitor cell-assisted soft-switching pwm boost dc–dc converter and its interleaved topology," *IEEE Transactions on Power Electronics*, vol. 28, no. 7, pp. 3363–3378, 2013.
- [12] S. M. Tayebi and I. Batarseh, "Analysis and optimization of variable-frequency soft-switching peak current mode control techniques for microinverters," *IEEE Transactions on Power Electronics*, vol. 33, no. 2, pp. 1644–1653, 2018.
- [13] A. Amirahmadi, H. Hu, A. Grishina, Q. Zhang, L. Chen, U. Somani, and I. Batarseh, "Hybrid zvs bcm current controlled three-phase microinverter," *IEEE Transactions on Power Electronics*, vol. 29, no. 4, pp. 2124–2134, 2014.
- [14] S. R. Mohapatra and V. Agarwal, "Model Predictive Controller With Reduced Complexity for Grid-Tied Multilevel Inverters," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 11, pp. 8851–8855, 2019.
- [15] S. C. Ferreira, R. B. Gonzatti, R. R. Pereira, C. H. Da Silva, L. E. Da Silva, and G. Lambert-Torres, "Finite control set model predictive control for dynamic reactive power compensation with hybrid active power filters," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 3, pp. 2608–2617, 2018.
- [16] Y. Xu, Y. He, H. Li, and H. Xiao, "Model predictive control using joint voltage vector for quasi-z-source inverter with ability of suppressing current ripple," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 1, pp. 1108–1124, 2022.
- [17] C. A. Aragon, R. Guzman, L. G. de Vicuña, J. Miret, and M. Castilla, "Constrained predictive control based on a large-signal model for a three-phase inverter connected to a microgrid," *IEEE Transactions on Industrial Electronics*, vol. 69, no. 7, pp. 6497–6507, 2022.
- [18] N. N. Nam, N. D. Nguyen, C. Yoon, M. Choi, and Y. I. Lee, "Voltage sensorless model predictive control for a grid-connected inverter with \hat{l}_c filter," *IEEE Transactions on Industrial Electronics*, vol. 69, no. 1, pp. 740–751, 2022.
- [19] L. Guo, Z. Xu, Y. Li, Y. Chen, N. Jin, and F. Lu, "An inductance online identification-based model predictive control method for grid-connected inverters with an improved phase-locked loop," *IEEE Transactions on Transportation Electrification*, pp. 1–1, 2021.
- [20] A. Bemporad, F. Borrelli, and M. Morari, "Model predictive control based on linear programming - The explicit solution," *IEEE Transactions on Automatic Control*, vol. 47, no. 12, pp. 1974–1985, 2002.
- [21] C. Cheng, S. Xie, J. Xu, and Q. Qian, "State-and-disturbance-observer-based current control scheme for \hat{l}_c -filtered single-phase grid-tied inverters under nonideal conditions," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 1, pp. 336–348, 2022.
- [22] P. Mondal, M. K. Malakar, P. Tripathy, S. Krishnaswamy, and U. K. Saha, "Robust observer design for sensorless voltage and frequency control of a doubly fed induction generator in standalone mode," *IEEE Transactions on Energy Conversion*, pp. 1–1, 2021.
- [23] B. Wang, Y. Xu, Z. Shen, J. Zou, C. Li, and H. Liu, "Current control of grid-connected inverter with \hat{l}_c filter based on extended-state observer estimations using single sensor and achieving improved robust observation dynamics," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 7, pp. 5428–5439, 2017.
- [24] T. V. Tran, K.-H. Kim, and J.-S. Lai, "Optimized active disturbance rejection control with resonant extended state observer for grid voltage sensorless \hat{l}_c -filtered inverter," *IEEE Transactions on Power Electronics*, vol. 36, no. 11, pp. 13317–13331, 2021.
- [25] Q. Zhang, H. Hu, D. Zhang, X. Fang, Z. J. Shen, and I. Batarseh, "A controlled-type zvs technique without auxiliary components for the low power dc/ac inverter," *IEEE Transactions on Power Electronics*, vol. 28, no. 7, pp. 3287–3296, 2013.
- [26] L. Zhou and M. Preindl, "Inductor design for non-isolated critical soft switching converters using solid and litz pcb and wire windings lever-

aging neural network model,” *IEEE Transactions on Power Electronics*, pp. 1–1, 2021.

- [27] N. He, M. Chen, J. Wu, N. Zhu, and D. Xu, “20-kw zero-voltage-switching sic-mosfet grid inverter with 300 khz switching frequency,” *IEEE Transactions on Power Electronics*, vol. 34, no. 6, pp. 5175–5190, 2019.
- [28] H. Li, X. Zhang, Z. Zhang, C. Yao, F. Qi, B. Hu, J. Wang, and L. Liu, “Design of a 10 kw gan-based high power density three-phase inverter,” in *2016 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2016, pp. 1–8.
- [29] J. Lautner and B. Piepenbreier, “High efficiency three-phase-inverter with 650 v gan hemts,” in *PCIM Europe 2016; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, 2016, pp. 1–8.
- [30] R. Bosshard and J. W. Kolar, “All-sic 9.5 kw/dm³ on-board power electronics for 50 kw/85 khz automotive ipt system,” *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 1, pp. 419–431, 2017.
- [31] G. R. Chandra Mouli, J. Schijffelen, M. van den Heuvel, M. Kardolus, and P. Bauer, “A 10 kw solar-powered bidirectional ev charger compatible with chademo and combo,” *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1082–1098, 2019.
- [32] Y. Shi, L. Wang, R. Xie, Y. Shi, and H. Li, “A 60-kw 3-kw/kg five-level t-type sic pv inverter with 99.2% peak efficiency,” *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 9144–9154, 2017.
- [33] T. Mishima and S. Mitsui, “A single-stage high-frequency-link modular three-phase llc ac–dc converter,” *IEEE Transactions on Power Electronics*, vol. 37, no. 3, pp. 3205–3218, 2022.
- [34] G. Son and Q. Li, “Control techniques for crm-based high-frequency soft-switching three-phase inverter under unbalanced grid conditions,” *IEEE Transactions on Power Electronics*, vol. 37, no. 6, pp. 6613–6624, 2022.
- [35] S. Gangavarapu, A. K. Rathore, and D. M. Fulwani, “Three-phase single-stage-isolated cuk-based pfc converter,” *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1798–1808, 2019.
- [36] M. Abbasi and J. Lam, “A bridgeless ac/dc high voltage gain converter with three-phase modular series-output connected configuration for mvdc grid applications,” *IEEE Transactions on Power Electronics*, vol. 35, no. 10, pp. 10323–10337, 2020.



Liwei Zhou (S’15) received the B.E. and the M.E. degrees both in electrical engineering from Shandong University, Jinan, China, in 2014 and 2017, respectively. He obtained the Ph.D. degree in electrical engineering from Columbia University, New York City, in 2022.

He is currently a research associate in Motor Drives and Power Electronics Laboratory (MPLab), Columbia University. His current research interests include soft-switching techniques for modular power converter, model predictive control, state estimation

and other advanced control technologies, grid-connected converter, electric vehicle battery charging control, and inductor design. He serves as the session chair in 2022 IEEE/AIAA ITEC+EATS. He was the recipient of the IEEE Energy Conversion Congress and Expo 2018 Student Travel Award. He was also the co-recipient of the Best Student Paper Award of the IEEE Transportation Electrification Conference and Expo 2021.



Matthias Preindl (S’12-M’15-SM’18) received the B.Sc. degree in electrical engineering (*summa cum laude*) from the University of Padua, Italy, the M.Sc. degree in electrical engineering and information technology from ETH Zurich, Switzerland, and the Ph.D. degree in energy engineering from the University of Padua, in 2008, 2010, and 2014, respectively. He is currently Associate Professor of Power Electronic Systems in the Department of Electrical Engineering at Columbia University, USA.

Prior to joining Columbia University in 2016, he was an R&D Engineer of Power Electronics and Drives at Leitwind AG, Italy (2010–2012), a Post Doctoral Research Associate with the McMaster Institute for Automotive Research and Technology, McMaster University, Hamilton, ON, Canada (2014–2015), and a Sessional Professor in the Department of Electrical and Computer Engineering, McMaster University (2015).

Dr. Preindl serves as Area Editor of IEEE Transactions on Vehicular Technology, Associate EiC of Springer Nature/China SAE Journal of Automotive Innovation, and as the general chair of the 2022 IEEE/AIAA ITEC+EATS. He is a Fellow of IET, recipient of the Horiba Awards Honorable Mention (Japan, 2019), the Futura Foundation Award (Italy, 2017), and the NSF CAREER Award (USA, 2017), co-recipient of Fast Company’s World Changing Ideas Awards honorable mention (co-recipient, USA, 2022) as well as best paper and presentation recognitions including the 2019 IEEE Transactions on Industrial Electronics best paper award. His research interests include the design and control of motor drives, power electronics, and batteries for transportation electrification and renewable energy.



Matthew Jahnes (S’20) received the B.S. degree in electrical engineering from Rensselaer Polytechnic Institute in Troy, NY in 2017 and the M.S. degree in electrical engineering from Columbia University in New York, NY in 2019. He is currently working towards his Ph.D. at the Motor Drives and Power Electronics Laboratory (MPLab), Columbia University, New York, NY. His current research interests include novel power conversion topologies and high efficiency/high power density converter design.